------------------------------------ |
package miopackage is type tipo_utente is (uno,due,tre,quattro); end miopackage; |
library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; library mialibreria; use mialibreria.miopackage.all; entity esempio_package is port ( d : in tipo_utente; q : out std_logic); end esempio_package; architecture A of esempio_package is begin q <= '1' when d = uno else '0'; end A; |
Microelectronics Group Home Page | Staff |
Research Activities | Teaching Activity |
Publications | Local Stuff |
DEIS Home Page | University of Bologna Home Page |